亚洲精品成人免费_91女神娇喘疯狂3p之夜_精品韩国一级久久_av毛片网_www超碰com_午夜视频体内射.COM.COM

DR-IO-ODC-RL-060_DR-IO-IAC-R0-280N_DR-IO-IAC-R0-280P電壓轉(zhuǎn)換I/O模塊OMEGA

高密度DIN導(dǎo)軌安裝設(shè)計(jì)

4000伏隔離

邏輯電平開(kāi)關(guān)高電平交流和直流電路

高電平交直流信號(hào)開(kāi)關(guān)邏輯電路

正負(fù)邏輯輸入模塊

帶保險(xiǎn)絲的輸出（輸出模塊）

LED邏輯指示燈

寬邏輯電壓范圍

將TTL電平信號(hào)轉(zhuǎn)換為PLC輸入

將PLC輸出轉(zhuǎn)換為TTL電平信號(hào)

DR-IO-ODC-RL-060_DR-IO-IAC-R0-280N_DR-IO-IAC-R0-280P電壓轉(zhuǎn)換I/O模塊OMEGA

DR-IO系列DIN軌道安裝輸入/輸出模塊是將現(xiàn)實(shí)世界離散信號(hào)連接到計(jì)算機(jī)接口和其他電子設(shè)備的理想選擇。大多數(shù)計(jì)算機(jī)接口只能檢測(cè)或生成低電平TTL（0/5 Vdc）信號(hào)。DR-IO-OAC和DR-IO-ODC輸出模塊可用于感應(yīng)高電平的交流和直流信號(hào)。DR-IO模塊的緊湊設(shè)計(jì)允許高密度安裝在標(biāo)準(zhǔn)DIN導(dǎo)軌上。輸入模塊有負(fù)邏輯和正邏輯版本。負(fù)邏輯模塊在字段輸入信號(hào)變低時(shí)產(chǎn)生高邏輯信號(hào)，在字段輸入變高時(shí)產(chǎn)生低邏輯信號(hào)。對(duì)于正邏輯模塊，邏輯信號(hào)跟隨現(xiàn)場(chǎng)信號(hào)；即，現(xiàn)場(chǎng)信號(hào)高時(shí)，邏輯信號(hào)高；現(xiàn)場(chǎng)信號(hào)低時(shí)，邏輯信號(hào)低。

DR-IO-ODC-RL-060_DR-IO-IAC-R0-280N_DR-IO-IAC-R0-280P電壓轉(zhuǎn)換I/O模塊OMEGA

High Density DIN Rail Mount Design

4000 Volt Isolation

Logic Levels Switch High Level AC and DC Circuits

High Level AC and DC Signals Switch Logic Circuits

Positive and Negative Logic Input Modules

Fused Output (Output Modules)

LED Logic Indicator

Wide Logic Voltage Range

Converts TTL-Level Signals to PLC Inputs

Converts PLC Outputs to TTL-Level Signals

DR-IO Series DIN rail mount input/output modules are ideal for connecting real world discrete signals to a computer interface and other electronic equipment. Most computer interfaces can only sense or generate low level TTL (0/5Vdc) signals. The DR-IO-OAC and DR-IO-ODC output modules can be used to sense high level ac and dc signals. The compact design of the DR-IO modules permit high density mounting on a standard DIN rail. The input modules are available with negative and positive logic versions. Negative logic modules produce a high logic signal when the input signal from the field goes low and a low logic signal when the field input goes high. With the positive logic modules, the logic signal follows the field signal; that is, the logic signal is high when the field signal is high and low when the field signal is low.